VaV na FI

Scientific Research and Development

Not only do we teach computer science, we push the boundaries of knowledge forward

How to recognize a good faculty? It does top science. Just like we do at FI.

What is our recipe for premium results?

Research Groups

We focus on selected research topics and projects

Excellent Publications

We are one of the top Czech institutions

Links to Industry

We can do basic research and apply the results in practice

Doctoral Programme

We are constantly seeking and providing support for smart students

Research Areas Research Projects

Lectures, Informatics Colloquia, and News

  • Thursday

    24 Sep

    Securing Multiprocessor Systems-on-Chip, Lecture by Dr. Biswas, National University of Singapore

    Public lecture by Dr. Arnab Kumar Biswas will be hosted in D2 (up to 50 people
    allowed; online streaming as well as lecture recording will be arranged - yet
    for the chance to engage in the discussion after the lecture a physical presence
    is required). Dr. Biswas applied for a position (Assistant Prof. or Lecturer)
    with FI.

    The lecture will take place 24/9 9:30am in D2, and a link for the streamed
    version will be provided several days ahead.

    Now-a-days Multiprocessor System-on-Chips (MP-SoCs) integrate
    multiple processing elements into a single chip. As MP-SoCs are
    pervading our lives, security issues are emerging as a serious problem
    and attacks against these systems are becoming more critical and
    sophisticated. New cost effective solutions have to be proposed in order
    to defend against these attacks. We have designed and implemented
    different hardware based solutions considering Network-on-Chip (NoC) as
    the communication medium in the MP-SoC. In the presentation, I will
    mainly talk about four projects that propose security solutions in
    MP-SoC. In the first project, we consider a new type of attack in NoC
    and propose different security solutions. NoC based high performance
    MP-SoCs can have multiple secure regions or Trusted Execution
    Environments (TEEs). These TEEs can be separated by non-secure regions
    or Rich Execution Environments (REEs) in the same MP-SoC. In this work,
    we address attacks on routing tables and propose two countermeasures -
    Run-time monitor and Restart monitor. In the second project, we consider
    hybrid NoCs and propose new router architectures to protect from timing
    channel attacks in NoC. A hybrid NoC containing both packet and circuit
    switching, can provide services to different applications. But these
    different applications can be of different security levels and one
    application can interfere with another application’s timing
    characteristics during network transmission. Using this interference, a
    malicious application can extract secret information from higher
    security level flows (timing side channel) or two applications can
    communicate covertly violating the system’s security policy (covert
    timing channel). We propose different mechanisms to protect hybrid
    routers from timing channel attacks. In the third project, we consider
    timing side-channel attacks which poses a major threat to embedded
    systems due to their ease of accessibility. We propose CIDPro, a
    framework that relies on dynamic program diversification to mitigate
    timing side-channel leakage. The proposed framework integrates the
    widely used LLVM compiler infrastructure and the increasingly popular
    RISC-V FPGA soft processor. In the last project, we revisit the problem
    of router attack resulting from malicious configuration of
    Network-on-Chip routers. A source authentication mechanism for router
    configuration packets can prevent such vulnerability. This ensures that
    a router is configured by the configuration packets sent only by a
    trusted configuration source. Conventional methods like Secure Hash
    Algorithm-3 (SHA-3) can provide required source authentication in a
    router but with a huge router area overhead compared to a normal router
    area. We propose eight source authentication mechanisms that can achieve
    a similar level of security as SHA-3 for a router configuration
    perspective without causing significant area and power increase. Most of
    our proposed techniques use different timing channel watermarking
    methods to transfer source authentication data to the receiver router.

    Read more

    From 9:30 AM

  • Wednesday

    30 Sep

    Cancelled: MU Seminar Series: Tomasz Łuczak Lecture

    27. 8. 2020 Update: Lecture is cancelled.

    Lecturer from Faculty of Mathematics and Computer Science,
    Adam Mickiewicz University, Poland

    More information will be specified at:

    Read more

    From 4:30 PM

  • Wednesday

    21 Oct

    Cancelled: MU Seminar Series: Menachem Magidor lecture

    Sept. 4, 2020 Update: Lecture is cancelled.

    Lecturer is an Israeli mathematician who specializes in mathematical logic, in
    particular set theory. He served as President of the Hebrew University of
    Jerusalem, was President of the Association for Symbolic Logic from 1996 to
    1998, and is currently the President of the Division for Logic, Methodology and
    Philosophy of Science and Technology of the International Union for History and
    Philosophy of Science (DLMPST/IUHPS; 2016-2019). In 2016 he was elected an
    honorary foreign member of the American Academy of Arts and Sciences. In 2018 he
    received the Solomon Bublick Award.

    More information will be specified at:

    Read more

    From 4:30 PM

  • Wednesday

    11 Nov

    Cancelled: MU Seminar Series. David Gamarnik Lecture: Overlap Gap Property

    Sept. 4, 2020 Update: Lecture is cancelled.

    Full name: Overlap Gap Property: a Provable Barrier to Fast Optimization in
    Probabilistic Combinatorial Structures

    David Gamarnik is the Nanyang Technological University Professor of Operations
    Research at the MIT Sloan School of Management. His research interests involve
    probability, stochastic processes, queueing theory, random graphs and
    probabilistic analysis of combinatorial structures, algorithms and combinatorial
    optimization, statistics and learning theory. He served as a research staff
    member at the Department of Mathematical Sciences, IBM Research, where he worked
    on various projects with industrial applications, including disaster recovery,
    performance in business processes, call centers, and operational resilience. His
    research work has been recognized by awards of the 2004 Erlang Prize and the
    2011 Best Publication Award from the INFORMS Applied Probability Society.

    More information at:

    Read more

    From 4:30 PM

News archive

"I'd like to thank our academics and students, particularly our doctoral students, for publishing work that has seen the Faculty of Informatics ranked first out of 55 institutions in the area in disciplinary comparisons published by IDEA CERGE in Oborová publikační výkonnost pracovišť výzkumných organizací v ČR v letech 2009-2013.

Jiří Zlatuška Prof. Jiří Zlatuška
FI MU Dean

Administrative Information

Office for Research & Development & Doctoral Programmes