## On the origin of yet another channel

Intelligent brute-force with evolutionary circuit statistical testing of output from cryptographic functions

Petr Švenda, Vashek Matyáš \{svenda,matyas\}@fi.muni.cz

## CR厄CS

## Overview

1. Randomness testing with STS NIST \& Dieharder
2. Random distinguisher based on software circuit
3. Results for selected eStream/SHA-3 candidates
4. Discussion, interesting observations
5. Future extensions

## CR厄CS

## Why to test randomness of function output?

1. Building block for pseudorandom generator
2. Requirement by third-party like NIST

- AES, SHA-3 competition

3. Significant deviances from uniform distribution and unpredictability may reveal function defects

- (but no proof otherwise)
- Manual approach: human cryptanalysis
- Automated approach: statistical testing


## Workflow with STS NIST/Dieharder



## Proposed idea - software circuit

- Design tests automatically
- test is algorithm $\Rightarrow$ hardware-like circuit
- Several issues:
- Who will design the circuit? (genetic programming)
- Who will define null hypothesis? (random distinguisher)
- How to compare quality of candidates? (test vectors)


## https://github.com/petrs/EACirc/

## Software circuit (EACirc)



## CRoCS

Hypothesis: If function output is somehow defective, circuit should be able to distinguish between the data produced by a function and truly random data.


## ECRYPT ゅヶらへ倉ひへ

500x $1001110011 . .100$

1011010100．．． 101


10110111 HW（10110111）＞ 4 ＝＞QRNG

## Genetic programming of circuits



## Circuit evaluation speed is critical

- Circuit evaluation necessary:
- for every generation (>> 10000x)
- for every individual in population (10-100x)
- for every test vector (100-100000x)
- ( $6 \times 10^{8}$ in our settings)
- CPU \& GPU implementation developed
$-10^{6}$ test vectors evaluated in 3000 ms (CPU@3GHz)
- $10^{6}$ test vectors evaluated in 150ms (CUDA@nVidia GF460)
- Used framework
- up to 1000 CPUs @ 2.4GHz (Metacentrum grid)
- 280 CPUs @ 3GHz (study rooms)


## Methodology

- Limit number of rounds of algorithm
- Generate \& run STS NIST and Dieharder tests
- Prepare input data for EACirc
- generate $1 / 2$ test vectors from function (key change freq.)
- generate $1 / 2$ test vectors from truly random source (QRBGS http://random.irb.hr/)
- Generate \& test software circuits (repeat, EA)


## CRøCS

## Test vectors - key change frequency

1. Key fixed for whole run (all generations)

- all test sets obtained from long stream generated with single key

2. Key fixed only for one test set (e.g., 500 test vectors)
3. Key per every test vector

- one (random) key generates only one test vector with same length
- some functions still cripple output (TSC-10, Decim-1, LEX-3)
- Test set change frequency (every $1^{\text {st }}$ or $100^{\text {th }}$ generation)
- Problem
- periodicity in stream longer than NUM_VECTORS*VECT_LENGTH
- 2.2MB / 7.8KB / 16B


## CR厄CS

## Example results for Grain



## CRっCS

Dieharder / STS NIST / EACirc (key per run)

| \#rounds |  | eci |  |  | rai |  |  | BU |  |  | tm |  |  | LEX |  |  | LS |  |  | S |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| min-max |  | $1-8$ |  |  | 1-5 |  |  | -32 |  |  | 1-2 |  |  | 1-13 |  |  | 1-2 |  |  | -3 |  |
| 1 | - | * | * | $\checkmark$ | * | - | - | - | - | - | - | - | + | * | * | * | - | * | - | - | - |
| 2 | - | - | - | - | - | * | - | - | - | - | - | - | * | * | - | * | - | - | - | - | - |
| 3 | - | - | - | - | - | - | - | - | - | - | - | - | - | 4 | - | - | - | - | - | - | - |
| 4 | 4 | 4 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 5 | * | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 6 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 7 | * | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 8 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 9 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 10 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | * |
| 11 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | * | * | - |
| 12 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | * | - | - |
| 0.3.2013 www.fi.muni.cz/crocs |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CRっCS

Dieharder / STS NIST / EACirc (key per set)


## CRっCS

Dieharder/STS NIST/EACirc (key per vector)


## CR厄CS

## Learning on real structure (Dynamic-SHA)

- Test set changed every generation



## CRoCS

## Salsa20 - limited to two rounds (case 1)



## CRoCS

## Salsa20 - limited to two rounds (case 2)



## CR厄CS

## Salsa20 - limited to two rounds (case 3)


static void circuit(unsigned char inputs[MAX_INPUTS], unsigned char outputs[MAX_OUTPUTS]) \{ unsigned char VAR_IN_0 = inputs[0]; unsigned char VAR_IN_1 = inputs[1]; unsigned char VAR_IN_2 = inputs[2]; unsigned char VAR_IN_3 = inputs[3]; unsigned char VAR_IN_4 = inputs[4]; unsigned char VAR_IN_5 = inputs[5]; unsigned char VAR_IN_6 = inputs[6]; unsigned char VAR_IN_7 = inputs[7]; unsigned char VAR_IN_8 = inputs[8]; unsigned char VAR_IN_9 = inputs[9]; unsigned char VAR_IN_10 = inputs[10]; unsigned char VAR_IN_11 = inputs[11]; unsigned char VAR_IN_12 = inputs[12]; unsigned char VAR_IN_13 = inputs[13]; unsigned char VAR_IN_14 = inputs[14]; unsigned char VAR_IN_15 = inputs[15];

Salsa20 - limited to two rounds (case 2)

## Taking inputs

unsigned char VAR_1_1_OR_ = VAR_IN_3 | VAR_IN_4 | VAR_IN_5 | VAR_IN_8 | VAR_IN_10 | VAR_IN_11 | VAR_IN_12 | VAR_IN_15 | 0;
unsigned char VAR_1_2_CONST_253 = 253 ;
unsigned char VAR_1_4_CONST_144 = 144 ;
unsigned char VAR_1_5_NOR $=0 \mid \sim$ VAR_IN_6 | ~ 0xff;
unsigned char VAR_2_0_NAN $=0 \times f f \& \sim \operatorname{VAR} \_1 \_1 \_O R \_\& \sim V A R \_1 \_2 \_C O N S T \_253 \& \sim 0$;
unsigned char VAR_2_1_ROL_5 = VAR_1_1_OR_ << 5 ;
unsigned char VAR_2_2_NAN $=0 x f f \& \sim \operatorname{VAR} \_1 \_4 \_C O N S T \_144 \& \sim 0$;
unsigned char VAR_2_3_SUM = VAR_1_2_CONST_253 + VAR_1_4_CONST_144 + VAR_1_5_NOR + 0;
unsigned char VAR_3_0_NOP = VAR_2_0_NAN ;
unsigned char VAR_3_1_ADD = VAR_2_1_ROL_5 + VAR_2_0_NAN + VAR_2_2_NAN + 0;
unsigned char VAR_3_2_BSL_6 = VAR_2_2_NAN \& 6 ;
unsigned char VAR_3_3_ROR_1 = VAR_2_3_SUM >> 1 ;
unsigned char VAR_4_0_SUB = VAR_3_0_NOP - VAR_3_2_BSL_6 - VAR_3_3_ROR_1 - 0;
unsigned char VAR_4_1_DIV = VAR_3_1_ADD / ((VAR_3_3_ROR_1 != 0) ? VAR_3_3_ROR_1 : 1) / 1;
unsigned char VAR_4_2_CONST_16 = 16 ;
unsigned char VAR_4_3_SUB = VAR_3_3_ROR_1 - VAR_3_2_BSL_6 - VAR_3_3_ROR_1 - 0;
unsigned char VAR_5_0_ADD $=$ VAR_4_0_SUB + VAR_4_2_CONST_16 + VAR_4_3_SUB + 0;
unsigned char VAR_5_1_SUB = VAR_4_1_DIV - VAR_4_2_CONST_16 - 0;
outputs[0] = VAR_5_0_ADD;
outputs[1] = VAR_5_1_SUB;

## So what is the resulting test for battery?

- One particular circuit?
- circuit was evolved for particular function and key
- sometimes, circuit works even when key is changed
- (most probably) not useful for different function
- Whole process with evolution of circuits is the test!
- Is evolution able to design distinguisher in limited number of generations?
- If yes, then function output is defect


## CRøCS

## Overlearning only (random vs. random)



## CR厄CS

## Learning speed as fitness (Salsa20-2)

- 30000 generations $\Rightarrow 300$ changes of test set



## CR厄CS

## Learning speed - zoom (Salsa20-2)

Salsa20 (2 rounds), fixed key for whole run


## Comparison to statistical batteries

- Advantages
- new approach, no need for predefined pattern
- dynamic construction of test for particular function
- works on very short sequences (16 bytes only)
- Disadvantages
- no proof of test quality or coverage (random search)
- possibly hard to analyze the result
- possibly longer test run time (learning period)


## On fairness of comparison

- STS NIST \& Dieharder sometimes better so far
- (key per run, for some functions only)
- advantage decrease as key frequency exchange increases
- shorter data produced with same key is available
- But...
- Dieharder requires up to 200 MB of data
- STS NIST recommends 12MB (100x1000000bits)
- EACirc requires:
- only 16B for testing
- 2.2MB for learning (if 30k generations)
- Next step - How to supply more data to circuit?


## Future work and extensions

- So far, we focused on broader rather than deeper testing
- more functions, but less generations and optimizations
- verification of results (static circuit instead of emulation)

1. Longer evolution, more layers run may help

- higher number of generations, optimizations (diversity)

2. Make longer data available to circuit

- circuit with memory (next slide)

3. Allow for more complex computation into node

- linear genetic programming for every node, code fragments


## CRơ CS

Memory circ.


## CR厄CS

## More instruction in single node

- So far, only simple operations used (SUM, DIV...)
- Small program can be executed inside node

1. sequence of simple operations (non-branching), LGP
2. code extracted from function's (Java) implementation

- emulation of disassembled bytecode
- Stack-based execution assumed
- input argument given by connector(s) from previous layer
- instructions and length set by evolution
- top of the stack as node's output value
- All still automatic (LGP, disassembling)


## CR厄CS

## Other goals than random distinguisher

- Strict avalanche criterion
- Next bit predictor
- Application to only subpart of function


## CR厄CS

## Conclusions

- Genetic programming for random distinguisher
- Comparable results to STS NIST
- lacking with longer sequences
- More detailed analysis of results needed
- comparison of multiple circuits for same settings
- weakness detected
- Make more data available to circuit
- circuit with memory



# Thank you for your attention! 

## Questions?

## CRっCS

